Log in / Register
  • How the PCB Stackup Helps Control EMI

    How the PCB Stackup Helps Control EMI

    Power and signal placed on outer layers minimize radiated emissions.
      READ MORE...

  • Century Circuits

    Century Circuits

    Which PCB technologies are best suited to survive 100 years?
      READ MORE...

  • Learning from the Past

    Learning from the Past

    What history can tell us about our position in high-tech.
      READ MORE...

  • Thermal Vias are Ineffective. Here’s Why.

    Thermal Vias are Ineffective. Here’s Why.

    Adding thermal vias can take up valuable board space with little benefit.
      READ MORE...

  • Connecting the Industry, from Boards to Assemblies

    Connecting the Industry, from Boards to Assemblies

    HDP is embarking on new rounds of evaluations of laminates and lead-free solders.
      READ MORE...

Homepage Slideshow

Mentor Graphics Rolls Out PADS I/O Designer

Published: 20 September 2007
PADS I/O Designer is for designers implementing complex field-programmable gate arrays (FPGAs) on PCBs. Is said to decrease design cycle time. Reportedly cuts high-end FPGA time-to-market, improves systems performance up to 50%, and reduces PCB layer counts.

Enables concurrent FPGA and PCB design. Defines FPGA-PCB interface with a variety of correct by construction, drag and drop PCB signal to FPGA pin assignment methods. Synchronizes the interface across the FPGA and PCB flows through Automatic DxDesigner and schematic generation, and automatic generation and maintenance of required FPGA vendor, HDL and synthesis constraint files.

Options include PADS layout physical design importing for FPGA vendor rules-driven pin swaps, and optimizing multiple FPGA interfaces simultaneously within a single PADS layout physical design.