PackagePrep CE Tin S process is for singulated QFN package side walls.

Tin plating process provides solder flank fillet formation. Reportedly improves assembly for lead-less chip packages. Solderability meets JEDEC standard J-STD-002D.

MacDermid Enthone
electronics.macdermidenthone.com


Register now for PCB WEST, the leading trade show for the printed circuit design and electronics manufacturing industry! Coming Sept. 11-13 to the Santa Clara Convention Center.

Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article