Log in / Register
  • Thermal Vias are Ineffective. Here’s Why.

    Thermal Vias are Ineffective. Here’s Why.

    Adding thermal vias can take up valuable board space with little benefit.
      READ MORE...

  • Connecting the Industry, from Boards to Assemblies

    Connecting the Industry, from Boards to Assemblies

    HDP is embarking on new rounds of evaluations of laminates and lead-free solders.
      READ MORE...

  • Exploring the Impact of AI

    Exploring the Impact of AI

    A special panel discusses the growth of AI tools and its possible effects on the industry.
      READ MORE...

  • A Journey in Rigid-Flex Design

    A Journey in Rigid-Flex Design

    Overcoming the challenges of rigid-flex designs can be incredibly rewarding.
      READ MORE...

  • Creating the Ultra Library

    Creating the Ultra Library

    Building and maintaining what's said to be the world's largest CAD database requires strong relationships.
      READ MORE...

Homepage Slideshow
  • Home
  • Products
  • Cadence Announces Virtuoso System Design Platform

Cadence Announces Virtuoso System Design Platform

Published: 31 May 2017
 by Mike Buetow

Virtuoso system design platform is a formal, streamlined and automated co-design and verification flow between Virtuoso, Allegro and Sigrity.

Enables concurrent design across chip, package and board. Is said to minimize errors and reduce layout versus schematic (LVS) time between IC and package from days to minutes. Allows IC designers to include system-level layout parasitics in IC verification flow, enabling time savings by combining package/board layout connectivity data with the IC layout parasitic electrical model. Automatically generates "system-aware" schematics that can be used to create a testbench for final circuit-level simulation.

Cadence Design Systems

cadence.com/go/virtuososdp

Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article